Regviz

NXP Semiconductors /QN908XC /BLEDP /ANT_PDU_DATA0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ANT_PDU_DATA0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/QN908XC/BLEDP/ANT_PDU_DATA0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PDU_DATA00PATTERN_SEL 0 (TEST_PATTERN_EN)TEST_PATTERN_EN 0 (PROP_PREAMBLE_WEN)PROP_PREAMBLE_WEN 0PROP_PREAMBLE

Description

pdu data 0 to 1 byte, and preamble register

Fields

PDU_DATA0

pdu data 0 to 1 byte
PATTERN_SEL

pattern selection
TEST_PATTERN_EN

enable test pattern.
PROP_PREAMBLE_WEN

when high enable manual prop mode preamble.
PROP_PREAMBLE

prop mode preamble.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data